Home Resources Synaptic publications Cryptographic specifications pub: Vest Ciphers Specification (p2.0) (2006)
pub: Vest Ciphers Specification (p2.0) (2006)
Thursday, 20 November 2008 18:19
Authors: Sean O'Neil, Benjamin Gittins and Howard A. Landman
Organisation: Synaptic Laboratories Limited
Date: August 2006
Keywords: secret-key cryptography / stream ciphers, hash functions, authenticated encryption, message digest, MAC, message authentication code, fastest hardware cipher, NLFSR, parallel feedback, RNS, residue number system
Electronic Publication: PDF | Reference C code
Abstract: VEST (Very Efficient Substitution-Transposition) is a set of families of counter-assisted substitution-transposition ciphers designed and optimised specifically for ASIC and FPGA hardware. VEST ciphers provide fast scalable keystream generation, authenticated encryption and collision-resistant hashing at a very low cost in area and power consumption. All VEST ciphers support variable-length keys and IVs and are naturally very slow in software. Cores of VEST ciphers can be viewed as large bijective nonlinear feedback shift registers (NLFSRs) with massively parallel feedback, assisted by a nonlinear residue number system (RNS) based counter with a very long period. Four VEST cipher family trees are introduced: 80-bit secure VEST-4, 128-bit secure VEST-8, 160-bit secure VEST-16 and 256-bit secure VEST-32, returning 4 to 32 bits of output per clock cycle while occupying ~3K to ~28K ASIC gates including control logic.
Quote:
See:
Citation: Sean O'Neil, Benjamin Gittins and Howard A. Landman, "VEST CIPHERS (eStream Phase 2.0)"
Related work: See VEST ciphers Phase 2.1 specifications


Last Updated on Sunday, 23 October 2011 08:59